North Holland
Microprocessing and Microprogramming 29 (1990/91) 333–334

Author index of volume 29 (1990/1991)

Adams, R.G., S.M. Gray and G.B. Steven, Utilising low level parallelism in general purpose code: the HARP project, 137
Alonso, J., M. Caresana, A. Lanza, F. Panetsos and J. Rios, A DSP based board for neural network simulation, 263
Arguello, F., *see* Zapata, E.L., 121
Aykanat, C., F. Özgüner and D.S. Scott, Vectorization and parallelization of the conjugate gradient algorithm on hypercube-connected vector processors, 67

Barmon, C., M.N. Faruqui and G.P. Battacharjee, Dynamic load balancing algorithm in a distributed system, 273
Battacharjee, G.P., *see* Barmon, C., 273
Bedi, J.S. *see* Chaudhry, G.M., 287
Bobbio, A., Dependability analysis of fault-tolerant systems: a literature survey, 1
Bruguera, J.D., *see* Zapata, E.L., 121
Bruguera, J.D., E.L. Zapata and O.G. Plata, A reliability model for multiprocessor networks with degradable nodes, 15

Caresana, M., *see* Alonso, J., 263
Chaudhry, G.M. and J.S. Bedi, Performance of tightly-coupled systems with shared cache, 287
Constantinescu, C., A performability approach to the cost minimization of a class of gracefully degrading computer systems, 199
Cunha, A.R. and J.A. Marques, Performance evaluation of a distributed architecture, 83

Dobnikar, A., *see* Guštin, V., 293
Dvorak, V., A cascade implementation of digital systems, 151

Faruqui, M.N., *see* Barmon, C., 273

Gambhir, S.B., *see* Papachristou, C.A., 303
Gori, M., *see* Pistolesi, L., 237
Gray, S.M., *see* Adams, R.G., 137
Guštin, V. and A. Dobnikar, Realization of multilayer Boolean Neural Networks with logic gate array, 293

Jansen, O., *see* Van de Goor, A.J., 165

Lala, P.K., A scheme for designing fault-tolerant microprogrammed processors using bit-slice chips, 217
Lanza, A., *see* Alonso, J., 263
Lo, H-Y., High-speed signed digital multipliers for VLSI, 205
Lua, K.T., *see* Wong, W.F., 53
Lua, K.T., Failure of instruction prefetching of 8088/286/386 microprocessors in XT/AT systems, 97

Maeng, S.R., *see* Yoon, H., 185
Marques, J.A., *see* Cunha, A.R., 83
Meiler, P.P. and A.J. Van de Goor, The Delft Test System, 27
Mohan Kumar, J., L.M. Patnaik and D.K. Prasad, A transputer-based extended hypercube, 225

Nang, J.H., *see* Yoon, H., 185

Özgüner, F., *see* Aykanat, C., 67

Panetsos, F., *see* Alonso, J., 263
Papachristou, C.A. and S.B. Gambhir, Microcontrol architectures with sequencing firmware and modular microcode development tools, 303
Patnaik, L.M., *see* Mohan Kumar, J., 225

Pistolesi, L., M. Spadoni and M. Gori, Performance analysis of tightly-coupled multiprocessor minicomputers, 237
Plata, O.G., *see* Bruguera, J.D., 15
Posch, K.C. and R. Posch, Approaching encryption at ISDN speed using partial parallel modulus multiplication, 177
Posch, R., *see* Posch, K.C., 177
Prasad, D.J., *see* Mohan Kumar, J., 225

Rios, J., *see* Alonso, J., 263
Rivera, F.F., *see* Zapata, E.L., 121

Scott, D.S., *see* Aykanat, C., 67
Shahin, M.M.A., Microcomputer technique for optimum design of centrifugal pumps, 43
Spadoni, M., *see* Pistolesi, L., 237
Steven, G.B., *see* Adams, R.G., 137
Steven, G.B., *see* Williams, F.L., 247

Van de Goor, A.J. and O. Jansen, Self test for the Intel 8085, 165
Van de Goor, A.J., *see* Meiler, P.P., 27

Waring, L.C., A general purpose communications shell for a network of transputers, 107
Williams, F.L. and G.B. Steven, How useful are complex instructions? A case study using the M68000, 247
Wong, W.F. and K.T. Lua, A preliminary evaluation of a massively parallel processor: GAPP, 53

Yoon, H., J.H. Nang and S.R. Meang, Parallel simulation of multilayered neural networks on distributed-memory multiprocessors, 185

Zapata, E.L., *see* Bruguera, J.D., 15
Zapata, E.L., F. Arguello, F.F. Rivera and J.D. Bruguera, Multidimensional fast Hartley transform onto SIMD hypercubes, 121

North Holland
Microprocessing and Microprogramming 29 (1990/91) 335–336

Subject index of volume 29 (1990/1991)

Architecture, 165
Array processors, 53

Backpropagation algorithm, 185
Binary tree addition, 205
Board repair, 27
Boolean Neural Networks, 293
Booth algorithm, 205
Broadcast, 225

CAD tools, 303
Cellular cascades, 151
Centrifugal pumps, 43
Communication paths, 225
Complex instructions, 247
Complex systems, 1
Computer reliability, 15
Computing systems, 15
Conditional execution, 137
Conjugate gradient algorithm, 67
Cost minimization, 199
Cryptography, 177

Decomposition algorithms, 151
Dependability analysis, 1
Design, 43
Distributed algorithm, 273
Distributed-memory multiprocessor, 185
Distributed systems, 83, 273
DSPs, 263

Engine simulator, 237
Error latency, 217
Evaluation of logic functions, 151

Fast Hartley transform, 121
Fault injector, 27
Fault-tolerance, 1
Firmware engineering, 303
Functional models, 165
Functional test, 165

Global bus contention models, 237
Graceful degradation, 15
Gracefully degrading computer systems, 199

Hardware algorithms, 177
High level test language, 27
High speed multiplier, 177, 205
Hypercube, 225
Hypercube computer, 121
Hypercube-connected vector processors, 67

Image processing, 53
Instruction scheduling, 137
Instruction timing, 97
Intel 8088, 97
Intel 80286, 97
Intel 80386, 97
I/O models, 237
Iterative decomposition, 151
Iterative logic, 293

Load balancing, 273

M68000, 247
Markov models, 199
Message-passing, 83
Microcode development, 303
Microcontrol architecture, 303
Microprocessors, 165
Microprogram simulation, 303
Microprogramming, 43, 303
Modelling and analysis, 1
Multicomputers, 83
Multiprocessors, 83, 225, 287

Network, 107
Neural network, 185, 263

On-line error detection, 217
Optimal design, 199

Parallel algorithm, 121
Parallel computing, 263
Parallel multiplier, 177, 205
Parallel pipelines, 137
Parallel processing, 185
Parallel processors, 53
Parallelization, 67
Partial functions, 151
PC-based system, 27
Performability, 1, 199
Performance, 225, 287
Performance analysis, 185, 237
Permanent fault, 217
Pipeline, 97
Pipelined processing, 151
PLA structures, 303
Prefetch, 97

Processor farm, 107
Program speedup, 237
Programmable gate array, 293
Public key cryptosystems, 177

Reconfiguration, 217
Reliability, 1
Reliability modelling, 15
Replicated resources, 15
RISC, 137, 247
ROM-based logic design, 151

Self test, 165
Shared resources, 287
Signed digital full adder, 205
Signed digital number multiplier, 205
SIMD, 53
Stochastic learning, 293
System performance, 273

Test pattern generation, 27
Test response evaluation, 27
Throughput, 287
Tightly-coupled multi-processor minicomputers, 237
Topology, 107
Transient fault, 217
Transputer, 107
Triad, 217

Vectorization, 67
VLIW, 137
VLSI, 177